32bitmicro

  • Increase font size
  • Default font size
  • Decrease font size

Warning: Invalid argument supplied for foreach() in /home/content/e/l/e/elektrycerz/html/www.32bitmicro.com/plugins/search/cptags.php on line 109
Search
Search Only:

Search Keyword memory

Total 57 results found.

Page 1 of 3
1. Homebrew Cray-1A
(Projects/Designs)
... let's get down to specs - What is this bad boy running? The original machine ran at a blistering 80 MHz, and could use from 256-4096 kilowords (32 megabytes!) of memory. It has 12 independent, fully-pipelined ...
... read access to flash memory). In this application note we examine all these security levels and how to use them according to various security requirements. We also provide an example to test all of these ...
... MIPS), the NuMicro M051 series features a 32-bit single-cycle multiplier, NVIC (Nested Vectored Interrupt Controller) and dual-channel APB. The series offers built-in Flash memory from 8KB to 64KB, 4KB ...
4. Dual core architectures in automotive SoCs
(Articles/Embedded Systems)
... point unit (FPU), signal processing engineer (SPE), memory management unit (MMU) etc while e200z0 core is much smaller and with fewer features." Web page link  ...
... evolution from MCP to MCU, which started as more than as three decades ago, still goes on. From the simplest integration of programming and RAM memory, to data interface and discrete component (ADC, Op-Amp, ...
... + Boundary scan BSDL Files for each STM32F1xx device on different packages :  o Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ...
... static memory controller) which can be used together with the on-chip DMA controller to implement a direct drive for TFT LCDs. This low cost solution is ideal for applications such as digital photo frames, ...
8. Cortex-M4 Mixes With FlexMemory
(Manufacturers/Freescale)
Cortex-M4 Mixes With FlexMemory Freescale, Cortex-M4, Kinetis "Kinetis Line The Kinetis line is based on the new Cortex-M4 that is compatible with teh Cortex-M3. The M4 adds digital signal controller ...
...  Microprocessor vs. Microcontroller Architecture Differences A microprocessor (MPU), such as the Intel® Atomâ„¢ processor or Intel® Coreâ„¢ i7 processor, contains no memory, graphics, or peripherals on the ...
You don't need a fab to build your own CPU! "The complete system As you can see from figure 1, the system is made up of the MIC 1 CPU, an eight bit rom memory used to store the program, a 32 bit rom ...
The evolution of phase-change memory "Phase-change memory (PCM) is a term used to describe a class of nonvolatile memory devices that exploit the ability of certain materials to rapidly change phase ...
... be quite limited. Therefore all components necessary to realize the electronic table of contents had to be "Ultra Low Power". With its Memory LCD technology and a line-up of mini solar panels, Sharp offers ...
13. Giant Geckos are coming!
(Manufacturers/Energy Micro)
... to 1024 KB Flash memory, 32KB or 128KB RAM in QFN64, QFP100 and BGA112 packages Web page link Press release web  page link  ...
14. The Zen of Sensor Design
(Articles/Sensors)
... functions and a ROM-based command interpreter (CI). The CI contains functions for reading/writing memory (including flash), pulling the device configuration from memory, protecting memory, running a CRC ...
15. Freescale Unrolls ARM Roadmap
(Families/Kinetis)
... lineup... but not really. Like ColdFire, Kinetis chips are 32-bit embedded processors with on-chip flash memory, a useful mix of I/O peripherals, clock speeds in the 100–200 MHz range, and inexpensive ...
16. Birth of a world beater
(Manufacturers/ARM)
... seen as Britain's last laugh after its home-grown computer industry was swamped by the Wintel tide." "Wilson recalled: "The different ways these people were building memory systems was leaving a lot ...
17. Coding for NEON
(Manufacturers/ARM)
... operation frequently used in the world of 3D graphics. We will assume that the matrices are stored in memory in column-major order – this is the format used by OpenGL-ES." Part 4: Shifting Left and ...
Application Note 209 Using Cortex-M3 and Cortex-M4 Fault Exceptions "Abstract The Cortex-M processors implement an efficient exception model that also traps illegal memory accesses and several incorrect ...
AN10950 LPC24XX external memory bus example "Introduction The LPC24XX provides multiple static and dynamic memory chip select outputs to enable designers to work with a large set of memory topologies. ...
... data converters, and memory ICs (EEPROMs). Of course, connecting more peripheral devices to the common bus creates greater complexity within these protocols."   Web page link  ...
  • «
  •  Start 
  •  Prev 
  •  1 
  •  2 
  •  3 
  •  Next 
  •  End 
  • »

Latest